Secured TRBG with Embedded Randomness Testing

Viktor Fischer

Conference papers

Secured TRBG with Embedded Randomness Testing

Viktor Fischer ^{1, *}

* Corresponding author

1 LHC - Laboratoire Hubert Curien [Saint Etienne]

Keywords : FPGAs Jitter PLL Random number generators measurement

Document type :

Conference papers

Domain :

Computer Science [cs] / Cryptography and Security [cs.CR]

Computer Science [cs] / Embedded Systems

Engineering Sciences [physics] / Electronics

Complete list of metadata

https://hal-ujm.archives-ouvertes.fr/ujm-00368678
Contributor : Viktor Fischer <>
Submitted on : Tuesday, March 17, 2009 - 11:22:23 AM
Last modification on : Thursday, November 19, 2020 - 9:42:04 AM

Secured TRBG with Embedded Randomness Testing

Identifiers

Collections

Citation

Export

Metrics

44

Secured TRBG with Embedded Randomness Testing

Identifiers

Collections

Citation

Export

Share

Metrics

44