Characterization of randomness sources in ring oscillator-based true random number generators in FPGAs

Abstract : The paper deals with the characterization of sources of randomness in true random number generators aimed at cryptographic applications implemented in Field Programmable Gate Arrays (FPGA). One of the most often used source of randomness in logic devices is the timing jitter present in clock signals, generated using ring oscillators (RO). In order to estimate the entropy of the generated random bit-stream, it is necessary to characterize the employed timing jitter. Using the simulation of the clock jitter injection into the gates of RO we show that the proportion of jitter from uncorrelated and correlated noise sources on the overall period jitter depends on the number of delay elements (inverters). We also propose a new and precise method of the jitter measurement outside the device based on the use of the differential device outputs in conjunction with a differential oscilloscope probe. The measured standard deviation of the clock period is more than two times smaller than the one obtained using traditional methods. Employing the proposed measurement method we show that the jitter profile of the RO-generated clock and its sensitivity to global jitter sources (e. g. deterministic jitter) is strongly dependent on the architecture and topology of the oscillator.
Type de document :
Communication dans un congrès
13-th IEEE Symposium on Design and Diagnostic of Electronic Circuits ans Systems (DDECS), Vienna, Austria (2010), Apr 2010, Vienna, Austria. pp.to be obtained, 2010
Liste complète des métadonnées

https://hal-ujm.archives-ouvertes.fr/ujm-00470240
Contributeur : Boyan Valtchanov <>
Soumis le : lundi 5 avril 2010 - 14:15:43
Dernière modification le : mercredi 25 juillet 2018 - 14:05:31

Identifiants

  • HAL Id : ujm-00470240, version 1

Collections

Citation

Boyan Valtchanov, Alain Aubert, Viktor Fischer, Florent Bernard. Characterization of randomness sources in ring oscillator-based true random number generators in FPGAs. 13-th IEEE Symposium on Design and Diagnostic of Electronic Circuits ans Systems (DDECS), Vienna, Austria (2010), Apr 2010, Vienna, Austria. pp.to be obtained, 2010. 〈ujm-00470240〉

Partager

Métriques

Consultations de la notice

58