Skip to Main content Skip to Navigation
New interface
Conference papers

Generation of emulation platforms for NoC exploration on FPGA

Abstract : NoC (Network on Chip) architecture exploration is an up to date problem with today's multimedia applications and platforms. The presented methodology gives a solution to easily evaluate timing and resource performances tuning several architectural parameters, in order to find the appropriate NoC architecture with a unique emulation platform. In this paper, a design flow that generates NoC-based emulation platforms on FPGA is presented. From specified traffic scenarios, our tool automatically inserts appropriate IP blocks (emulation blocks and routing algorithm) and generates an RTL NoC model with specific and tunable components that is synthesized on FPGA.
Document type :
Conference papers
Complete list of metadata
Contributor : Virginie Fresse Connect in order to contact the contributor
Submitted on : Tuesday, June 7, 2011 - 2:46:56 PM
Last modification on : Saturday, June 25, 2022 - 7:25:48 PM


  • HAL Id : ujm-00598751, version 1



Junyan Tan, Virginie Fresse, Frédéric Rousseau. Generation of emulation platforms for NoC exploration on FPGA. IEEE Symposium on Rapid System Prototyping, May 2011, Karlsruhe, Germany. 8 p. ⟨ujm-00598751⟩



Record views