Networks on chips: a new SoC paradigm, Computer, vol.35, issue.1, pp.70-78, 2002. ,
DOI : 10.1109/2.976921
A network on chip architecture and design methodology, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002, p.117, 2002. ,
DOI : 10.1109/ISVLSI.2002.1016885
Exploring FPGA network on chip implementations across various application and network loads, 2008 International Conference on Field Programmable Logic and Applications, pp.41-46, 2008. ,
DOI : 10.1109/FPL.2008.4629905
Network-on-Multi-Chip (NoMC) for Multi-FPGA Multimedia Systems, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, pp.475-481, 2010. ,
DOI : 10.1109/DSD.2010.106
Large Scale On-Chip Networks: An Accurate Multi-FPGA Emulation Platform, 11th Euromicro Conference On Digital System Design Architectures, Methods And Tools, pp.3-9, 2008. ,
HERMES: an infrastructure for low area overhead packet-switching networks on chip, Integration, the VLSI Journal, vol.38, issue.1, pp.69-93, 2004. ,
DOI : 10.1016/j.vlsi.2004.03.003