Skip to Main content Skip to Navigation
Conference papers

generation of hardware emulation platforme for multi-FPGA based NoC

Zhiwei Ge 1 Junyan Tan 2 Virginie Fresse 2 Frédéric Rousseau 3 Sunying Yao 1
1 ASIC Design Center - ASIC Design Center
2 LHC - Laboratoire Hubert Curien [Saint Etienne]
3 TIMA - Techniques de l'Informatique et de la Microélectronique pour l'Architecture des systèmes intégrés
Abstract : Multi-FPGA based emulation platform for NoC (Network-on-Chip) gives a solution to the resource limitation of single FPGA based emulation platform. The generic design flow is needed to generate the emulation architecture for multi-FPGA based NoC.We propose a design flow that generates multi-FPGA based NoC. With the routing IP library for multi-FPGA based 3D NoC, the platform specification, the data transfer specification and emulation blocks, the generation tools can automatically generates a hardware emulation platform for multi-FPGA based NoC.
Document type :
Conference papers
Complete list of metadata
https://hal-ujm.archives-ouvertes.fr/ujm-00634884
Contributor : Virginie Fresse <>
Submitted on : Monday, October 24, 2011 - 11:25:54 AM
Last modification on : Tuesday, April 13, 2021 - 11:30:03 AM

Identifiers

  • HAL Id : ujm-00634884, version 1

Collections

UNIV-ST-ETIENNE | CNRS | TIMA | LAHC | IOGS | PARISTECH | UDL | UGA

Citation

Zhiwei Ge, Junyan Tan, Virginie Fresse, Frédéric Rousseau, Sunying Yao. generation of hardware emulation platforme for multi-FPGA based NoC. Journées scientifiques 2011 du projet SEmba, Oct 2011, Valence, France. ⟨ujm-00634884⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

273