Comparison of Self-Timed Ring and Inverter Ring Oscillators as Entropy Sources in FPGAs

Abstract : Many True Random Numbers Generators (TRNG) use jittery clocks generated in ring oscillators as a source of entropy. This is especially the case in Field Programmable Gate Arrays (FPGA), where sources of randomness are very limited. Inverter Ring Oscillators (IRO) are relatively well characterized as entropy sources. However, it is known that they are very sensitive to working conditions. This fact makes them vulnerable to attacks. On the other hand, Self-Timed Rings (STR) are currently considered as a promising solution to generate robust clock signals. Although many studies deal with their temporal behavior and robustness in Application Specific Integrated Circuits (ASIC), equivalent study does not exist for FPGAs. Furthermore, these oscillators were not analyzed and characterized as entropy sources aimed at TRNG design. In this paper, we analyze STRs as entropy sources for TRNGs implemented in FPGAs. Next, we compare STRs and IROs when serving as sources of randomness. We show that STRs represent very interesting alternative to IROs: they are more robust to environmental fluctuations and they exhibit lower extra-device frequency variations.
Type de document :
Communication dans un congrès
Design Automation and Test in Europe (DATE 2012), Mar 2012, Dresden, Germany. pp.1-6, 2012
Liste complète des métadonnées

Littérature citée [7 références]  Voir  Masquer  Télécharger

https://hal-ujm.archives-ouvertes.fr/ujm-00667639
Contributeur : Nathalie Bochard <>
Soumis le : mercredi 8 février 2012 - 10:02:32
Dernière modification le : mercredi 25 juillet 2018 - 14:05:31
Document(s) archivé(s) le : mercredi 9 mai 2012 - 02:25:07

Fichier

2011_Comparison_of_Self-Timed_...
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : ujm-00667639, version 1

Collections

Citation

Abdelkarim Cherkaoui, Viktor Fischer, Alain Aubert, Laurent Fesquet. Comparison of Self-Timed Ring and Inverter Ring Oscillators as Entropy Sources in FPGAs. Design Automation and Test in Europe (DATE 2012), Mar 2012, Dresden, Germany. pp.1-6, 2012. 〈ujm-00667639〉

Partager

Métriques

Consultations de la notice

442

Téléchargements de fichiers

632