Two IP Protection Schemes for Multi-FPGA Systems

Abstract : This paper proposes two novel protection schemes for multi-FPGA systems providing high security of IP designs licensed by IP vendors to system integrators and installed remotely in a hostile environment. In the first scheme, these useful properties are achieved by storing two different configuration keys inside an FPGA, while in the second scheme, they are obtained using a hardware white-box cipher for creating a trusted environment. Thanks to the proposed principles, FPGA configurations coming from different IP owners cannot be cloned or reverse-engineered by any involved party, including system integrator and other IP owners. The proposed schemes can be directly implemented in recent FPGAs such as Xilinx Spartan 6 and Virtex 6.
Complete list of metadatas

Cited literature [10 references]  Display  Hide  Download

https://hal-ujm.archives-ouvertes.fr/ujm-00763142
Contributor : Nathalie Bochard <>
Submitted on : Monday, December 10, 2012 - 11:17:21 AM
Last modification on : Wednesday, February 20, 2019 - 2:38:54 PM
Long-term archiving on : Monday, March 11, 2013 - 12:15:46 PM

File

GGFC_ReConFig12.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : ujm-00763142, version 1

Citation

Lubos Gaspar, Viktor Fischer, Tim Guneysu, Zouha Cherif. Two IP Protection Schemes for Multi-FPGA Systems. ReConFig' 12, Dec 2012, cancun, Mexico. pp.2568809. ⟨ujm-00763142⟩

Share

Metrics

Record views

261

Files downloads

382