Evaluation of Delays PUFs on CMOS 65 nm Technology: ASIC vs FPGA - Archive ouverte HAL Access content directly
Conference Papers Year :

Evaluation of Delays PUFs on CMOS 65 nm Technology: ASIC vs FPGA

(1, 2) , (2) , (1)
1
2
Jean-Luc Danger
Lilian Bossuet
  • Function : Author
  • PersonId : 885906

Abstract

This paper presents a work in progress on the comparison between the performance of two types of Physically Unclonable Functions (PUFs), namely the arbiter and the loop PUFs. The arbiter and the loop PUF are designed on two CMOS-65nm technology platforms: ASIC and FPGA (Xilinx Virtex-5). A mixed PUF design is proposed to allow a fair comparison between the two structures. The principal of the mixed PUF design consists on the use of the same delay chains on both arbiter and loop PUF structures. The comparison analysis reveals that the arbiter PUF structure has the worst performance when compared to the loop PUF, on both platforms. We also observe that the performance for both structures are better when designed on ASIC.
Fichier principal
Vignette du fichier
2013_TRUDEVICE_PUF_Zouha.pdf (102.63 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

ujm-00833893 , version 1 (13-06-2013)

Identifiers

  • HAL Id : ujm-00833893 , version 1

Cite

Zouha Cherif, Jean-Luc Danger, Lilian Bossuet. Evaluation of Delays PUFs on CMOS 65 nm Technology: ASIC vs FPGA. Workshop on Trustworthy Manufacturing and Utilization of Secure Devices, TRUDEVICE 2013, May 2013, Avignon, France. ⟨ujm-00833893⟩
135 View
176 Download

Share

Gmail Facebook Twitter LinkedIn More