Verification of IP Watermark using Correlation Analysis

Abstract : The increasing production costs of electronic devices and changes in the design methods of integrated circuits (ICs) has led to emerging threats in the microelectronics industry. Today, high value chips are the target of counterfeiting, theft and malicious hardware insertion (such as hardware trojans). Intellectual property (IP) protection has become a major concern and we propose to fight counterfeiting and theft by designing salutary hardware (salware). Instead of insert malicious effects inside an IP like a malware (e.g. a hardware trojan), a salware uses the same techniques, strategies and means for IP protection. One of the most studied salware is IP watermarking. Many works propose to target the finite state machine of digital IP to perform the atermarking. But, most of the time, the verification of the watermark is not clearly described. This conduces to a lack of credibility of these works. This paper proposes a watermark verification scheme using a correlation analysis based on the measurement of the IC power consumption. This article presents this process of verification and also discusses the selection of its parameters according to experimental results.
Complete list of metadatas

https://hal-ujm.archives-ouvertes.fr/ujm-01011317
Contributor : Nathalie Bochard <>
Submitted on : Monday, June 23, 2014 - 3:53:26 PM
Last modification on : Wednesday, July 25, 2018 - 2:05:31 PM

Identifiers

  • HAL Id : ujm-01011317, version 1

Collections

Citation

Cédric Marchand, Lilian Bossuet, Edward Jung. Verification of IP Watermark using Correlation Analysis. International Workshops on Cryptographic Architectures Embedded in Reconfigurable Devices (Cryptarchi 2014), Jun 2014, Annecy, France. pp.13. ⟨ujm-01011317⟩

Share

Metrics

Record views

187