Correlation Analysis of the Power Consumption applied to IP watermark verification.
Résumé
The increasing production costs of electronic devices and changes in the design methods of integrated circuits (ICs) has led to emerging threats in the microelectronics industry. Intellectual property (IP) protection has become a major concern and we propose to fight counterfeiting and theft by designing salutary hardware (salware). A salware add protection by using the same means and strategies as malwares. One of the most studied salware is IP watermarking and many works propose to target the finite state machine of digital IP to perform the watermarking. But, most of the time, the verification of the watermark is not clearly described. This paper proposes a watermark verification scheme using a correlation analysis based on the measurement of the IC power consumption.