IP Watermark Verification Based on Power Consumption Analysis

Abstract : The increasing production costs of electronic devices and changes in the design methods of integrated circuits (ICs) has led to emerging threats in the microelectronics industry. Today, high value chips are the target of counterfeiting, theft and malicious hardware insertion (such as hardware trojans). Intellectual property (IP) protection has become a major concern and we propose to fight counterfeiting and theft by designing salutary hardware (salware). Instead of insert malicious effects inside an IP like a malware (e.g. a hardware trojan), a salware uses the same techniques, strategies and means for IP protection. One of the most studied salware is IP watermarking. Many works propose to target the finite state machine of digital IP to perform the watermarking. But, most of the time, the verification of the watermark is not clearly described. This conduces to a lack of credibility of these works. This paper proposes a watermark verification scheme using a correlation analysis based on the measurement of the IC power consumption. This article presents this process of verification and also discusses the selection of its parameters according to experimental results.
Type de document :
Communication dans un congrès
27th IEEE International Systems-on-Chip Conference, SOCC 2014, Sep 2014, Las Vegas, United States. ISBN: 978-1-4799-3378-5, pp.330-335, 2014
Liste complète des métadonnées

Littérature citée [18 références]  Voir  Masquer  Télécharger

https://hal-ujm.archives-ouvertes.fr/ujm-01063085
Contributeur : Nathalie Bochard <>
Soumis le : jeudi 11 septembre 2014 - 14:31:57
Dernière modification le : jeudi 21 juin 2018 - 15:36:01
Document(s) archivé(s) le : vendredi 12 décembre 2014 - 10:27:14

Fichier

IP_watermark_verification.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : ujm-01063085, version 1

Collections

Citation

Cédric Marchand, Lilian Bossuet, Edward Jung. IP Watermark Verification Based on Power Consumption Analysis. 27th IEEE International Systems-on-Chip Conference, SOCC 2014, Sep 2014, Las Vegas, United States. ISBN: 978-1-4799-3378-5, pp.330-335, 2014. 〈ujm-01063085〉

Partager

Métriques

Consultations de la notice

86

Téléchargements de fichiers

125