Reversible Denial-of-Service by Locking Gates Insertion for IP Cores Design Protection

Abstract : Nowadays, electronics systems design is a complex process. A design-and-reuse model has been adopted, and the vast majority of designers integrates third party intellectual property (IP) cores in their design in order to reduce time to market. Due to their immaterial form and high market value, IP cores are exposed to threats such as cloning and illegal copying. In order to fight these threats, we propose to achieve functional locking, equivalent to a triggerable and reversible denial-of-service. This is done by inserting locking gates at specific locations in the netlist, allowing to force outputs at a fixed value. We developed a new method based on graph exploration techniques for locking gates insertion. It selects candidate nodes ten thousand times faster than state-of-the-art fault analysis-based logic masking techniques. Methods are then compared on ISCAS'85 combinational benchmarks.
Type de document :
Communication dans un congrès
Computer Society Annual Symposium on VLSI, Jul 2015, Montpellier, France. proceedings of ISVLSI. 〈http://ieeexplore.ieee.org/〉
Liste complète des métadonnées

Littérature citée [8 références]  Voir  Masquer  Télécharger

https://hal-ujm.archives-ouvertes.fr/ujm-01180564
Contributeur : Nathalie Bochard <>
Soumis le : mardi 28 juillet 2015 - 15:32:58
Dernière modification le : jeudi 26 juillet 2018 - 01:10:44
Document(s) archivé(s) le : jeudi 29 octobre 2015 - 10:12:42

Fichier

2015_ISVLSI_colombier.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : ujm-01180564, version 1

Citation

Brice Colombier, Lilian Bossuet, David Hely. Reversible Denial-of-Service by Locking Gates Insertion for IP Cores Design Protection. Computer Society Annual Symposium on VLSI, Jul 2015, Montpellier, France. proceedings of ISVLSI. 〈http://ieeexplore.ieee.org/〉. 〈ujm-01180564〉

Partager

Métriques

Consultations de la notice

205

Téléchargements de fichiers

517