U. Guin, K. Huang, D. Dimase, J. M. Carulli, M. Tehranipoor et al., Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain, Proceedings of the IEEE, vol.102, issue.8, pp.1207-1228, 2014.
DOI : 10.1109/JPROC.2014.2332291

B. Colombier and L. Bossuet, Survey of hardware protection of design data for integrated circuits and intellectual properties, IET Computers & Digital Techniques, vol.8, issue.6, pp.274-287, 2014.
DOI : 10.1049/iet-cdt.2014.0028
URL : https://hal.archives-ouvertes.fr/ujm-01180551

B. Colombier, L. Bossuet, and D. Hély, From secured logic to IP protection, Microprocessors and Microsystems, vol.47, pp.44-54, 2016.
DOI : 10.1016/j.micpro.2016.02.010
URL : https://hal.archives-ouvertes.fr/hal-01280195

S. M. Plaza and I. L. Markov, Protecting integrated circuits from piracy with test-aware logic locking, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2014.
DOI : 10.1109/ICCAD.2014.7001361

P. Subramanyan, S. Ray, and S. Malik, Evaluating the security of logic encryption algorithms, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp.137-143, 2015.
DOI : 10.1109/HST.2015.7140252

M. Yasin, J. Rajendran, O. Sinanoglu, and R. Karri, On Improving the Security of Logic Locking, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.35, issue.9, pp.1411-1424, 2015.
DOI : 10.1109/TCAD.2015.2511144

M. Yasin, B. Mazumdar, J. J. Rajendran, and O. Sinanoglu, SARLock: SAT attack resistant logic locking, 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp.236-241, 2016.
DOI : 10.1109/HST.2016.7495588

Y. Xie and A. Srivastava, Mitigating SAT Attack on Logic Locking, International Conference on Cryptographic Hardware and Embedded Systems, pp.127-146, 2016.
DOI : 10.1109/ICCAD.2014.7001362

J. A. Roy, F. Koushanfar, and I. Markov, Ending Piracy of Integrated Circuits, Computer, vol.43, issue.10, pp.30-38, 2010.
DOI : 10.1109/MC.2010.284

R. S. Chakraborty and S. Bhunia, HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.28, issue.10, pp.1493-1502, 2009.
DOI : 10.1109/TCAD.2009.2028166

J. Rajendran, Y. Pino, O. Sinanoglu, and R. Karri, Security analysis of logic obfuscation, Proceedings of the 49th Annual Design Automation Conference on, DAC '12, pp.83-89, 2012.
DOI : 10.1145/2228360.2228377

J. Rajendran, M. Sam, O. Sinanoglu, and R. Karri, Security analysis of integrated circuit camouflaging, Proceedings of the 2013 ACM SIGSAC conference on Computer & communications security, CCS '13, pp.709-720, 2013.
DOI : 10.1145/2508859.2516656

J. Rajendran, H. Zhang, C. Zhang, G. S. Rose, Y. Pino et al., Fault Analysis-Based Logic Encryption, IEEE Transactions on Computers, vol.64, issue.2, pp.410-424, 2015.
DOI : 10.1109/TC.2013.193

G. Sabidussi, The centrality index of a graph, Psychometrika, vol.24, issue.66, pp.581-603, 1966.
DOI : 10.4153/CMB-1964-034-7

J. M. Anthonisse, The rush in a directed graph, pp.1-10, 1971.

U. Brandes and D. Fleischer, Centrality Measures Based on Current Flow, Annual Symposium on Theoretical Aspects of Computer Science, pp.533-544, 2005.
DOI : 10.1007/978-3-540-31856-9_44
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.67.6909

M. E. Newman, A measure of betweenness centrality based on random walks, Social Networks, vol.27, issue.1, pp.39-54, 2005.
DOI : 10.1016/j.socnet.2004.11.009

K. Stephenson and M. Zelen, Rethinking centrality: Methods and examples, Social Networks, vol.11, issue.1, pp.1-37, 1989.
DOI : 10.1016/0378-8733(89)90016-6

G. Csardi and T. Nepusz, The igraph software package for complex network research, InterJournal Complex Systems, vol.1695, issue.5, pp.1-9, 2006.

A. A. Hagberg, D. A. Schult, and P. J. Swart, Exploring network structure, dynamics, and function using NetworkX, Python in Science Conference, pp.11-15, 2008.

S. Davidson, ITC'99 Benchmark Circuits - Preliminary Results, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), p.1125, 1999.
DOI : 10.1109/TEST.1999.805857

L. Amarú, P. Gaillardon, and G. D. Micheli, The EPFL combinational benchmark suite, International Workshop on Logic & Synthesis, 2015.

A. Lulli, L. Ricci, E. Carlini, and P. Dazzi, Distributed Current Flow Betweenness Centrality, 2015 IEEE 9th International Conference on Self-Adaptive and Self-Organizing Systems, pp.71-80, 2015.
DOI : 10.1109/SASO.2015.15
URL : http://puma.isti.cnr.it/rmydownload.php?filename=cnr.isti/cnr.isti/2015-A2-066/2015-A2-066.pdf

S. Gören, C. C. Gürsoy, and A. Yildiz, Speeding up logic locking via fault emulation and dynamic multiple fault injection, Journal of Electronic Testing, vol.31, pp.5-6, 2015.