Efficient design of Oscillator based Physical Unclonable Functions on Flash FPGAs

Abstract : —With the scaling down of electronic devices and the boom of wireless communications, more and more smart devices are interconnected in what we call the Internet of Things. Connecting devices of everyday use can greatly improve our comfort, but it can also introduce unprecedented security problems. With billions of devices connected there is a huge risk of unauthorized use. In this context, Physical Unclonable Functions (PUFs) are a promising solution since they extract device intrinsic fingerprint that can be used for hardware identification and authentication. Here we present the first fully functional implementation of Oscillator based PUFs on Flash based FPGA. The implementation is presented for the Ring Oscillator based PUF and the Transient Effect Ring Oscillatory based PUF. After explaining those two PUF principles, we give all the necessary design practices to follow to obtain an efficient PUF implementation on Flash FPGA. Finally, we present the characterization of the PUFs and compare it to previous work. To the best of our knowledge, it is the first work which deals with the implementation of Oscillator based PUF on Flash FPGAs. Moreover, all design files are available online to ensure repeatability.
Type de document :
Communication dans un congrès
2nd International Verification and Security Workshop (IVSW), Jul 2017, Thessaloniki, Greece. pp.146 - 151, 2017, 〈10.1109/IVSW.2017.8031560〉
Liste complète des métadonnées

Littérature citée [15 références]  Voir  Masquer  Télécharger

https://hal-ujm.archives-ouvertes.fr/ujm-01588954
Contributeur : Nathalie Bochard <>
Soumis le : lundi 18 septembre 2017 - 10:18:11
Dernière modification le : jeudi 11 janvier 2018 - 06:20:36

Fichier

2017_IVSW_Ugo.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Collections

Citation

Ugo Mureddu, Oto Petura, Nathalie Bochard, Lilian Bossuet, Viktor Fischer. Efficient design of Oscillator based Physical Unclonable Functions on Flash FPGAs. 2nd International Verification and Security Workshop (IVSW), Jul 2017, Thessaloniki, Greece. pp.146 - 151, 2017, 〈10.1109/IVSW.2017.8031560〉. 〈ujm-01588954〉

Partager

Métriques

Consultations de la notice

33

Téléchargements de fichiers

49