Radiation Hardness Comparison of CMOS Image Sensor Technologies at High Total Ionizing Dose Levels

To cite this version:

HAL Id: ujm-01964631
https://hal-ujm.archives-ouvertes.fr/ujm-01964631
Submitted on 20 Feb 2019

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Radiation Hardness Comparison of CMOS Image Sensor Technologies at High Total Ionizing Dose Levels

Serena Rizzolo®, Vincent Goiffon®, Franck Corbière, Romain Molina, Aziouz Chabane, Sylvain Girard®, Philippe Paillet®, Pierre Magnan, Aziz Boukenter, Timothé Allanche®, Cyprien Muller®, Céline Monsanglant-Louvet, Mélanie Osmond, Hortense Desjonquères, Jean-Reynald Macé, Pierre Burnichon, Jean-Pierre Baudu, and Stéphane Plumeri®

Abstract—The impact of the manufacturing process on the radiation-induced degradation effects observed in CMOS image sensors (CISs) at the MGy total ionizing dose (TID) levels is investigated. Moreover, the vulnerability of the partially pinned PHDs at moderate-to-high TIDs is evaluated for the first time to our knowledge (PHD stands for “photodiode”). It is shown that the 3T-standard partially pinned PHD has the lowest dark current before irradiation, but its dark current increases to ≈1 pA at 10 kGy(SiO2). Beyond 10 kGy(SiO2), the pixel functionality is lost. The comparison between several CIS technologies points out that the manufacturing process impacts the two main radiation-induced degradations: the threshold voltage shift of the readout chain MOSFETs and the dark current increase. For all the tested technologies, 1.8-V MOSFETs exhibit the lower threshold voltage shift, and the nMOSFETs are the most radiation tolerant. Among all the tested devices, 1.8-V sensors achieve the best dark current performance. Several radiation-hardening-by-design solutions are evaluated at the MGy level to improve further the understanding of CIS radiation hardening at extreme TID.

Index Terms—CMOS image sensors (CISs), dark current, drain, gate overlap, partially pinned PHD, radiation effects, radiation hardening by design (RHBD), threshold shift, total ionizing dose (TID).

I. INTRODUCTION

CMOS image sensors (CISs) are today the main solid-state imaging technology and are widely used for the development of scientific applications associated with radiation environments [1], [2].

Fig. 1. Pixel cross-sectional view of (a) typical 3T pixel and (b) surface-protected 3T pixel [3]. (c) Cross-sectional view of typical partially pinned PHD pixel. (d) Cross-sectional view of a typical pinned PHD (also called 4T pixel). SCR = space charge region. RST = reset MOSFET.

Space remote sensing, medical imaging but also nuclear and high energy physics applications require the use of imaging systems able to withstand dose levels up to the MGy(SiO2) (1 MGy = 100 Mrad) range. Tube-type cameras offer the highest radiation hardness today but they are fragile and voluminous, and both their performance and reliability are limited. Commercially available off-the-shelf radiation tolerant cameras based on solid-state image sensors, such as charge injection devices or CIS, are limited to a maximum total ionizing dose (TID) of 100 kGy(SiO2) [4], [5]. Goiffon et al. [6] has demonstrated that optimized radiation-hardened CISs can withstand TID up to 10 MGy(SiO2). It has been shown that radiation-hardening-by-design (RHBD) solutions such as the use of 1.8-V nMOSFET and pMOSFET or the exclusive use of N transistors for CIS readout chain reduce the threshold voltage shift induced by TID, thus improving the dynamics of the sensors itself. Moreover, optimized pixel design architectures have been proposed to reduce the dark current increase with radiation dose [6].
This study is placed in the framework of the CAMRAD Project which looks to develop and test, under real conditions, a high-performance (color camera, high sensitivity, and high resolution) imaging system that could withstand TID > 1 MGy(SiO2) for the characterization and monitoring of nuclear waste, the maintenance, and instrumentation of nuclear facilities.

The purpose of this paper is to study, through the comparison of several CIS technologies, the impact of the manufacturing process on the two main radiation-induced degradations observed at the MGy TID levels: MOSFETs’ degradation and dark current increase. The objective is to evaluate the role of the CIS technology in the radiation hardness process in order to establish if equal pixel designs which differ only from the manufacturing process lead to different radiation responses. Moreover, thanks to various pixel designs, an investigation of diverse photodiode (PHD) solutions is carried out to study, for the first time to our knowledge, the radiation hardness of the partially pinned PHD. A new variant of the gate overlap design proposed in [6] and analyzed through the TCAD simulation is performed, thanks to the results available in [6].

A variant of this gate overlap design proposed in [6] and analyzed through the TCAD simulation is performed, thanks to the results available in [6]. This PHD, the depleted region reaches the Si/SiO2 interfaces associated with the shallow trench isolation (STI) or with the premetal dielectric (PMD). Hence, all the defects present in the oxide that are in contact with the n-region can contribute to the dark current [2]. This PHD has been widely evaluated under radiation. It is reported that STI positive trapped charges lead to a short circuit between pixels with a consequent change of the PHD capacitance [8]–[10].

A variant of this PHD described in [3] and fabricated to improve the radiation hardness is illustrated in Fig. 1(b). It consists of a 3T pixel where the top is covered with a p+ implant which reduces the dark current by reducing the contact area between the PHD depletion region and the surrounding oxides (STI and PMD). As shown in Fig. 1(a), in this pixel, called surface-protected PHD, the n-region is not depleted. It has been shown that this optimized p+ layer enhances the dark current performances with respect to the 3T pixel for low-to-moderate TID levels [3].

Fig. 1(c) depicts the 3T-standard partially pinned PHD [11], [12], never investigated under irradiation to the best of our knowledge. Also, in this particular PHD, the top of the n-doped region is covered with a p+ implant to prevent the contact between the depletion region and the oxides. In this case, as shown in Fig. 1(c), the PHD depth is reduced in order to fully deplete the PHD during the operation [12]. In order to connect the PHDs shown in Fig. 1(b) and (c) to RST MOSFET, the p+ pinning layer has to be opened somewhere to let the n-region reach the surface. Therefore, in surface-protected and partially pinned PHDs, the depletion region is in contact with oxide interfaces, in the vicinity of the RST contacts. Since the total area of the depleted oxide interface is smaller than in a standard 3T pixel, the dark current is lower in these PHDs than in a 3T pixel.

Finally, the pinned PHD, used in 4T pixels, is shown in Fig. 1(d). In pinned PHD, an additional MOSFET, i.e., the transfer gate TG, is needed to transfer the charge between the pinned PHD and the sense node. Pinned PHD exhibits the best dark current performances before irradiation, since the p+ pinning layer prevents the contact between the PHD and the oxides. However, it has been shown in [13]–[15] that the pinned PHD suffers from severe degradation due to TID, such as charge transfer degradation and dark current increase because of the trapped charges in the PMD and in the spacers. Since no RHBD solutions can be proposed to improve the radiation hardness of pinned PHD at high TID, the 4T PHDs are not investigated in this work. This study is indeed devoted to the evaluation at TID up to 1 MGy(SiO2) of standard 3T PHD, standard 3T partially pinned PHD, and RHBD solution based on gate overlap 3T PHD. Several design variants of the gate overlap PHD are presented and evaluated, differing in the pixel-to-pixel isolation (e.g., STI, gate, and STI + gate) as well as in a new technique based on the addition of an n+ drain in the gate overlap pixel.

### III. EXPERIMENTAL DETAILS

To carry out this study, four CIS were manufactured using two different 180-nm CIS processes with dedicated and optimized in-pixel devices. A comparison with a third technology is performed, thanks to the results available in [6].

The architecture of the studied CISs is presented in Fig. 2. The integrated image sensors for each technology are composed of a pixel array (128 × 256 or 256 × 256 pixels each array) with three transistors per pixel (see Fig. 3). For this exploration, sequencing and analog-to-digital conversion are realized off-chip. The pixel array and the analog readout circuits are designed using both a mixed 3.3- and 1.8-V nMOSFET and pMOSFET and a full 1.8-V nMOSFET and pMOSFET in order to evaluate the radiation hardness of each solution. All the transistors of the readout chain have been radiation hardened by ISAE-SUPAERO using enclosed layout transistors [16] to mitigate the radiation-induced narrow channel effects and sidewall leakage [17]. Table I summarizes the characteristics of each sensor.

### TABLE I

<table>
<thead>
<tr>
<th>Foundry</th>
<th>Sensor A</th>
<th>Sensor A</th>
<th>Sensor B</th>
<th>Sensor B</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>3.3 V</td>
<td>1.8 V</td>
<td>3.3 V</td>
<td>1.8 V</td>
</tr>
<tr>
<td>Size Array</td>
<td>128×256</td>
<td>128×256</td>
<td>256×256</td>
<td>256×256</td>
</tr>
<tr>
<td>Readout chain</td>
<td>3.3V N&amp;P</td>
<td>1.8V N&amp;P</td>
<td>3.3V N&amp;P</td>
<td>1.8V N</td>
</tr>
<tr>
<td>MOSFETs</td>
<td>MOSFETs</td>
<td>MOSFETs</td>
<td>MOSFETs</td>
<td>MOSFETs</td>
</tr>
</tbody>
</table>
Fig. 2. Architecture of the studied CIS showing the overview of the investigated pixel designs (see Table II for details). All the pixels are composed of the PHD and three transistors to reset the voltage of the PHD (RST MOSFET), to amplify the signal (SF MOSFET) and to select the row (RS MOSFET). The integrated circuit is constituted of the pixel array and the analog readout chain, whereas the digital conversion and line and column decoders are off-chip.

Pixel arrays have been divided into 16 regions to investigate the radiation hardness of diverse pixel designs and RHBD solutions. The comparison between the 3T-standard [see Fig. 1(a)] and the 3T-standard partially pinned PHDs [illustrated in Fig. 1(b)] allows studying the radiation hardness of the partially pinned design at both kGy and MGy TID levels.

As summarized in Table II, different RHBD solutions based on the gate overlap design (P2) are investigated. This design, illustrated in Fig. 3(a), is the typical gate overlap design of [6]. In particular, for this study, the impact of the overlap region \(d\) [see Fig. 3(e) and (f)] is investigated, thanks to pixels P2–P4.

Another important point was to study the influence of the pixel-to-pixel isolation, in which the gated overlap design of P2 is realized only by the gate. This could lead to short circuits between the PHDs in several situations, e.g., high contrast images. To avoid the short circuit, in some designs (see for example P5 in Table II), the intrapixel isolation is realized by the STI and the polysilicon gate.

The comparison between the two thicknesses of the gate oxide (double GO2 and simple GO1) is evaluated, thanks to the pixel P6 in the 3.3-V CISs. The new variants of the gate overlap pixel investigated in this paper are presented in Fig. 3(b)–(d). In these designs (pixels P8–P13 of Table II), an \(n^+\) drain (biased at VDD) is added in order to enhance the dark charges draining mechanism observed for high TID (>0.1 MGy) when a positive voltage is applied to the gate [6].

As listed in Table II and depicted in Fig. 3(b)–(d), several variants of this pixel-type differing in the size of the \(n^+\) drain and in the pixel isolation, are taken into consideration in this study.

Room temperature \(\gamma\)-ray irradiations were performed at the IRMA facility of IRSN (Saclay, France). The circuits were exposed up to TID levels of 10 kGy, 100 kGy, and 1 MGy(SiO\(_2\)) with dose rates of 0.03, 0.3, and 3 kGy/h, respectively. The devices have been characterized within the month after the end of the \(^{60}\)Co irradiation.

IV. STUDY OF THE TID-INDUCED EFFECT ON DIFFERENT CMOS IMAGE SENSOR TECHNOLOGIES

A. TID-Induced MOSFETs’ Degradation

Fig. 4 presents the absolute radiation-induced voltage shift measured on the MOSFET used as a current source in the readout pixel stage [Fig. 4(a)] and in the readout output stage [Fig. 4(b)] of the CIS and for several cases (CIS shown in Table I and the studied CIS in [6]).

The results confirmed that the 1.8-V MOSFETs exhibit the lower threshold voltage shift [17] at both output and pixel stages for each studied technology and independently of the MOSFET type (p or n). Moreover, Fig. 4(b) highlights that nMOSFETs’ threshold voltage-induced shift is smaller than for pMOSFETs for both 3.3- and 1.8-V transistors. Another important result highlighted in Fig. 4 is the impact of the manufacturing technology. Indeed, transistors from foundry C exhibit the largest threshold voltage shift compared to the
same MOSFET type of the other foundry. In all the considered cases, the most tolerant MOSFETs are the one fabricated from foundry B.

As already discussed in [6], the large threshold voltage shift has direct consequences on the readout chain performances of the CISs: the reduction of the maximum output voltage swing (MOVS) and the electrical gain decrease. The change of these parameters leads to a reduction of the available linearity region of the image sensors, thus affecting the functionality of the sensors itself.

Table III reports a summary of the readout chain performances before and after irradiations. From the reported results, Sensor A 3.3 V is the most affected from radiation. Indeed, a reduction of both MOVS and electrical gain is observed due to the large threshold voltage shift of its transistors. On the other hand, Sensor A 1.8 V exhibits very good performances after 1 MGy(SiO$_2$) as well as both sensors from foundry B.

It is worth noting that Sensor B 1.8 V shows the lower MOVS even before irradiation. In this sensor, indeed, the MOSFETs of the readout chain have a higher threshold voltage, limiting its performances.

**B. TID-Induced Dark Current Increase**

The dark current evolution with TID for the three CIS technologies is reported in Fig. 5 for the gate overlap design (pixel P2 of Table II). The two readout chain architectures (3.3 and 1.8 V) are also compared. The measurements are performed at a positive gate voltage, i.e., depleted gate channel. For all pixels, the gate voltage at each dose was chosen to minimize the dark current without any impact on the other CIS parameter. It can be noted that the absolute dark current value as well as the relative dark current increase depend on the supply voltage. Nonirradiated 1.8-V sensors have higher}

---

**TABLE II**

**PIXELS’ DESIGN VARIATIONS’ OVERVIEW**

<table>
<thead>
<tr>
<th>Pixel</th>
<th>Photodiode type</th>
<th>Photodiode Isolation</th>
<th>Overlap d (μm)</th>
<th>Pixel size A (μm²)</th>
<th>Pixel size B (μm²)</th>
<th>Radiation Hardness Strategy</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1</td>
<td>Standard</td>
<td>STI</td>
<td>-</td>
<td>5 × 7.5</td>
<td>5 × 7</td>
<td>None</td>
</tr>
<tr>
<td>P2</td>
<td>Standard</td>
<td>Gate</td>
<td>0.3</td>
<td>4 × 7.5</td>
<td>4.5 × 7.5</td>
<td>Gate; GO2 in 3.3 V sensors, GO1 in 1.8 V sensors</td>
</tr>
<tr>
<td>P3</td>
<td>Standard</td>
<td>Gate</td>
<td>0</td>
<td>4 × 7.5</td>
<td>4.5 × 7.5</td>
<td>Gate; GO1 for all sensors</td>
</tr>
<tr>
<td>P4</td>
<td>Standard</td>
<td>Gate + STI</td>
<td>0.3</td>
<td>4 × 7</td>
<td>4.5 × 7</td>
<td>Gate; GO2 in 3.3 V sensors, GO1 in 1.8 V sensors; Contact on the gate</td>
</tr>
<tr>
<td>P5</td>
<td>Standard</td>
<td>Gate</td>
<td>0.3</td>
<td>4 × 7</td>
<td>4.5 × 7</td>
<td>Gate; GO2 in 3.3 V sensors, GO1 in 1.8 V sensors</td>
</tr>
<tr>
<td>P6</td>
<td>Partially Pinned</td>
<td>STI</td>
<td>-</td>
<td>5 × 7.5</td>
<td>4.5 × 7</td>
<td>None</td>
</tr>
<tr>
<td>P7</td>
<td>Partially Pinned</td>
<td>STI</td>
<td>-</td>
<td>4 × 7</td>
<td>4.5 × 7</td>
<td>None</td>
</tr>
<tr>
<td>P8</td>
<td>Partially Pinned</td>
<td>STI</td>
<td>-</td>
<td>4 × 7</td>
<td>4.5 × 7</td>
<td>None</td>
</tr>
</tbody>
</table>

---

**TABLE III**

**SUMMARY OF THE CIS READOUT CHAIN PERFORMANCES FOR THE FOUR SENSORS BEFORE AND AFTER IRRADIATIONS**

<table>
<thead>
<tr>
<th>Sensor A</th>
<th>Sensor A</th>
<th>Sensor B</th>
<th>Sensor B</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.3 V</td>
<td>1.8 V</td>
<td>3.3 V</td>
<td>1.8 V</td>
</tr>
<tr>
<td>Foundry A</td>
<td>A</td>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>MOVs (V)</td>
<td>1.1</td>
<td>1.0</td>
<td>1.5</td>
</tr>
<tr>
<td>Gain</td>
<td>0.55</td>
<td>0.72</td>
<td>0.66</td>
</tr>
<tr>
<td>AFTER 1 MGy(SiO$_2$)</td>
<td>MOVs (V)</td>
<td>0.6</td>
<td>0.9</td>
</tr>
<tr>
<td>Gain</td>
<td>0.41</td>
<td>0.65</td>
<td>0.64</td>
</tr>
</tbody>
</table>

---

Fig. 4. Comparison of the absolute voltage shift of the CIS (a) pixel stage and (b) output stage MOSFET current source for several transistor technologies.
dark current than their corresponding 3.3-V sensors. This difference is most probably due to the process optimized for 3.3-V sensors. The relative dark current increase after 10 kGy(SiO$_2$) is instead lower in 1.8-V sensors for all the investigated technologies, due to the reduced thickness of the gate oxide used for these sensors. At 1 MGy(SiO$_2$), the dark current values remain lower in 1.8-V sensors by a factor of 4 in the case of foundry B and by an even larger extent in both A (factor of 5) and C (factor of 7) foundries.

Another important point is the impact of the manufacturing technology: both sensors from foundry B (3.3 and 1.8 V) exhibit a higher dark current before and after irradiations with respect to their equivalent CIS from A and C technologies.

C. TID-Induced Image Nonuniformities

Fig. 6 displays the dark image before irradiation [Fig. 6(a)] and after 1 MGy(SiO$_2$) of irradiation [Fig. 6(b)] for Sensor B 3.3 V. The comparison between the two images points out that after irradiation, the sensor from foundry B exhibits a strong nonuniformity. This nonuniformity is not linked to MOSFETs’ threshold voltage shift variability as in the case reported in [18] for foundry C. Indeed, the electrical transfer function measurements do not show nonuniformities. The causes of the nonuniformity of Fig. 6(b) are then attributed to the PHD itself even if they are still unknown. This hypothesis is supported by the fact that the same nonuniformity shape is observed when the sensor is illuminated. The circular shape leads to think that a possible cause should be the density metal difference between the edge and the center of the array [19]–[21].

It is worth mentioning that both sensors from B foundry show this particular effect, whereas any nonuniformity is present in sensors from foundry A. This could be linked to the fact that even if the pixel design are the same for both technologies, a variation in the process could result in a variation of the parameters in the deposited layers, thus leading to a different metal density in sensors from foundry B.

This first part has allowed investigating the radiation-induced effects on four CIS from two different foundries. A third foundry was added for comparison, thanks to the results reported in [6]. The results discussed in this section have shown that the performances after 1 MGy(SiO$_2$) of ionizing radiation strongly depend on the CIS manufacturing, whereas CISs from foundry B have the best electrical response in terms of MOSFETs’ threshold voltage shift, their dark current increase is the most important in both 3.3- and 1.8-V architectures. Furthermore, these sensors suffer from radiation-induced nonuniformity leading to a decrease of cameras’ performances. On the other hand, Sensor A 3.3-V readout chain is the most degraded. This leads to a reduction of the overall sensor performances reducing the linear useful range, in which the CIS can correctly operate. Dark current comparison points out that after irradiation, 1.8-V architecture has the best performances. For these reasons, in Section V, only the results of Sensors A 1.8 V are reported. The same conclusion remains valid for the other investigated CIS.

To establish the reasons why radiation impacts differently, the diverse CMOS process is a tricky point since no information are provided by foundry on their own process. Nevertheless, these results have validated that the manufacturing process is a key parameter to take in account when dealing with the radiation-hardened CIS development.

V. PIXEL INFLUENCE IN THE CIS RADIATION HARDNESS

Raw images captured by Sensor A 1.8 V are reported in Fig. 7, before and after irradiations. The 16 different pixel-type regions can be easily recognized. Their organization is the one reported in Fig. 2. From the comparison of the two images, it can be seen that after irradiation, the standard 3T PHD (bottom left) as well as the partially pinned PHDs (top right)
Fig. 7. Raw images captured (a) before and (b) after 1 MGy(SiO$_2$) with comparable illumination conditions for Sensor A 1.8 V. The integration time is $\sim$1 ms, and the gate voltage is set to 1 V. The 16-pixel variants are organized, as illustrated in Fig. 2.

are not functional anymore, whereas all the gate overlap-based designs are able to provide an image. In order to study the radiation hardness of different PHD doping profiles proposed by the foundry and to compare with the optimized RHBD gate overlap solutions, the dark current evolution with TID is presented in Fig. 8. The results show that as expected, the 3T-standard PHD exhibits the higher absolute dark current value after a TID of 10 kGy(SiO$_2$). (The dark current before irradiation is comparable to the other 3T pixels.) This dark current increase at this TID level is mostly due to the TID-induced trapped charges and interface states in the Si/SiO$_2$ interfaces (PMD and STI) which strongly contribute to the dark signal increase [22].

The 3T-standard partially pinned PHD has the lowest dark current before irradiation among all the studied technologies, thanks to the p$^+$ surface protection. However, at 10 kGy(SiO$_2$), the dark current of this pixel type increases up to $\sim$1 pA. As shown in Fig. 8, the absolute dark current value is lower in the partially pinned PHD than in 3T-standard PHD. It is possible that at this dose level, the induced positive trapped charges in the PMD reduce the effective doping of the p$^+$ layer, thus allowing the PHD to be in contact with the oxide, in which defects contribute to the dark current increase. Above 10 kGy(SiO$_2$), both partially pinned PHD and standard PHD are not functional anymore. As regards the RHBD gate overlap solutions, it can be noted that they give the best performance in terms of dark current increase with TID even if some differences are highlighted between different variants.

Four different variants are reported in Fig. 8: the gate overlap PHD (P2 or P6 shown in Table II) with an overlap distance of 0.3 $\mu$m, the gate aligned PHD (P3 shown in Table II) with $d = 0$ $\mu$m, the gate overlap and STI isolation (P5 shown in Table II), and the PHD P13 having an n$^+$ drain ring surrounding the PHD. One can see that the gate aligned PHD has the highest dark current compared to the gate overlap design at the optimum gate voltage.

Fig. 9 displays the dark current as a function of the applied gate voltage for pixels P2–P4. These pixels differ from each other for the overlap distance. It can be noted that for negative gate voltage, the dark current in the gate aligned design ($d = 0$) is lower than in the gate overlap designs. Furthermore, the increase of the overlap distance from 0.3 to 0.6 $\mu$m leads to an augmentation of the dark current in this negative gate voltage region. This difference in dark current is most likely due to an enhanced gate-induced drain leakage [23] when the overlap is too large. For positive gate voltages, the best dark current is exhibited by gate overlap PHDs, whereas gate aligned PHD has higher dark current. In this case, as illustrated in Fig. 10(a), the induced defects in the spacer contribute to the dark current in the gate aligned design. Indeed, the spacer is in contact with the depleted region in this particular case. On the other hand, in the gate overlap designs, the spacer is no more in contact with the depleted region [see Fig. 10(b)], thus leading to a lower dark current in these pixels. As last remarks, it is possible to see that in terms of dark current performances, both gate overlap pixels have the same behavior for positive gate voltages (i.e., the optimum voltage for this pixel type).
Fig. 10. Illustrations of the dark current enhancement mechanism between (a) gate aligned PHD and (b) gate overlap PHD when the gate channel is depleted (positive gate bias). The depleted region is in contact with the spacers in the gate aligned design, thus leading to an increase of the number of defects contributing to the dark current.

Fig. 11. Dark current as a function of gate voltage at a TID of (a) 10 kGy and (b) 1 MGy for P2 and P13. The same behavior has been measured on the other CIS architectures and foundries. Illustrations of the dark current draining mechanism in (c) and (e) gate overlap and (d) and (f) n+ drain PHDs.

The comparison between P5 and P6 highlights that there is no influence of STI used to improve the intrapixel isolation in the dark current. As it can be seen from Fig. 7, there is no evidence of short circuit between adjacent PHDs even in the region of high contrast. Thus, in this particular technology, STI isolation between diodes can be removed without any obvious drawback.

From Fig. 8, it can be seen also that two regimes can be found depending on the investigated TID range from the comparison between gate overlap (pixel P2 shown in Table II) and gate overlap with n+ drain (pixel P13 shown in Table II). For TID < 100 kGy(SiO2), the dark current reduction is enhanced in the n+ drain design, whereas beyond 100 kGy(SiO2), the two pixels exhibit mostly the same dark current level. In order to explain this difference, Fig. 11 reports the dark current measurements as a function of gate voltage at two different doses. At 10 kGy(SiO2), as shown in Fig. 11(a), the gate overlap design exhibits the same dark current than the n+ drain design up to a gate voltage of 1.3 V. (The n+ drain design is slightly lower for all the examined gate voltage ranges.) In this gate voltage range, the gate channel is depleted and the PHD depletion region extends toward the STI sidewall. However, there is no dark current increase up to 1.3 V in the gate overlap PHD. As suggested in [6], in the considered gate voltage range, the STI sidewall p+ passivation may be sufficient to prevent the depletion region from reaching it.

At a gate voltage higher than 1.3 V, an increase of the dark current is observed in the gate overlap design up to values that are comparable to the partially pinned design, whereas the dark current continues to decrease in the n+ drain design. This difference is due to the dark charges driving mechanism toward the n+ drain (biased at VDD) which is activated in the n+ drain design. For gate voltages higher than 1.3 V, the depletion region reaches the STI sidewall in the gate overlap pixel, and the TID-induced defects in the STI contribute to the dark current increase. Conversely, as depicted in Fig. 11(d), in the other design, the dark charges coming from the STI sidewall are collected by the n+ drain, thus leading to a continuous reduction of the dark current with the increase of the gate voltage. For TID > 10 kGy(SiO2), the STI radiation-induced positive trapped charge is sufficient to create an inversion channel all along the STI interface, thus turning on the dark current draining mechanism in the gate overlap design [see Fig. 11(e)]. In this case, the dark current decreases with increasing gate voltage in both investigated designs.

The reported dark current analysis has shown that adding the n+ drain activates the dark charges draining mechanism which occurs also in the gate overlap design after a certain TID. This suggests, indeed, that this proposed RHBD solution is promising since it allows controlling the drain of the dark charges at different TIDs. In order to evaluate the influence of the n+ drain design on the PHD optoelectrical performances, a preliminary analysis on the saturation behavior of the diverse pixel variants is performed.

Fig. 12. Saturation voltage as a function of gate voltage at a TID of 1 MGy for different n+ drain pixel variants.
Fig. 12 reports the saturation voltage as a function of the gate voltage for pixels without drain and for various n+ drain dimensions investigated in this paper after 1 MGy(SiO2) of irradiation. It can be seen that the saturation voltage is constant with the gate voltage for negative voltages.

For positive voltages, the saturation voltage decreases after a threshold value. It can be pointed out that the gate voltage value after which the saturation voltage starts to decrease depends on the pixel design. Indeed, in PHDs having the n+ ring, the saturation voltage decreases after 0.5 V, whereas for the other, the threshold voltage is between 1.1 and 1.5 V.

In the case of gate overlap without n+ drain, the saturation voltage decreases after 1.6 V. This result shows that the n+ drain design is an important parameter to take into account for the implementation of this RHBD solution in radiation-hard cameras. A bad design choice could lead to a strong reduction of the saturation voltage at a gate voltage too low to obtain an efficient dark current reduction through the draining mechanism.

VI. Conclusion

In this paper, a radiation hardness comparison of CIS technologies at high TID levels is performed with the aim to evaluate the vulnerability of the partially pinned PHD technology, to compare the radiation hardness of different manufacturing processes and to confirm the response of various standard and RHBD pixel types.

It has been pointed out that even if the 3T-standard partially pinned PHD has the lowest dark current before irradiation among all the studied technologies, and even if this technology is often considered as radiation tolerant in the community, at 10 kGy(SiO2), the dark current of this pixel type increases up to ~1 pA (comparable to the dark current of standard 3T PHDs at the same TID). This dark current increase has been mostly attributed to the induced trapped charges in the Si/SiO2 interfaces contributing to the dark current increase. Moreover, it has been shown that above 10 kGy(SiO2), the partially pinned pinned PHD functionality is lost.

The comparison between the CIS postirradiation performances of several technologies has highlighted that the manufacturing process impacts the two main radiation-induced degradations: the threshold voltage shift of the pixel and the output stages of the readout chain and the dark current increase. It has been confirmed that 1.8-V MOSFETs exhibit the lower threshold voltage shift for all the tested technologies and that in both 3.3- and 1.8-V transistors, the nMOSFETs are the most radiation tolerant devices among both 1.8- and 3.3-V transistors. Regarding the dark current increase in various tested technologies, the results demonstrate that 1.8-V sensors exhibit the best performances by up to a factor of 7 for foundry C. Finally, it has been pointed out that although the main conclusions listed above are the same for all the tested technologies, the manufacturing process has an important impact on the absolute radiation hardness. Indeed, foundry B exhibits the most radiation resistant MOSFETs, but CISs dark current increase is the largest in both 3.3- and 1.8-V architectures. Furthermore, these sensors suffer from radiation-induced nonuniformity, leading to a decrease of cameras’ performances. TID effects on foundry A 3.3-V architecture lead to a reduction of the overall sensor performances reducing the linear useful range, in which the CIS can correctly operate. Conversely, 1.8-V architecture has shown the best performances after 1-MGy(SiO2) TID.

Finally, the comparison between various RHBD pixel variants has highlighted that the gate overlap design still gives the best performance in terms of dark current for positive voltages applied to the gate, even on different CMOSs process than the one explored before [6]. On the other hand, this overlap has to be optimized in order to reduce nonuniformity linked to the pixel-to-pixel connection. The study of a new RHBD solution consisting in adding an n+ drain biased at VDD in the pixel has confirmed the charge draining mechanisms proposed in [6] and analyzed through the TCAD simulation in [7]. Furthermore, the study of this pixel variant has revealed that the dark charges draining mechanisms can be enabled at TID < 10 kGy(SiO2), thus leading to an improved control of the dark current reduction in this range. It has, however, been shown that the dimensions of n+ drain are important since the activation of the charge drain mechanism affects the performances of the camera via the reduction of the saturation voltage.

Thanks to these results, it has been possible to clarify the role of the manufacturing process which is shown to be a key parameter to take into account when dealing with radiation resistant CIS development. The feasibility of the development of a full-size sensor with promising performances at high TID is confirmed. The next step will be to explore the proposed improvements, to integrate more functions on-chip in order to develop the full-size and fully integrated camera which could withstand the harsh environments aimed by the CAMRAD Project.

References


