Skip to Main content Skip to Navigation
Conference papers

A Low-Area Filter Bank Design Methodology for On-Chip ADC Testing

Nicolas Mechouk 1 Dominique Dallet 1 Lilian Bossuet 2, * Bertrand Le Gal 1
* Corresponding author
1 IMS - Laboratoire de l'intégration, du matériau au système
2 LHC - Laboratoire Hubert Curien [Saint Etienne]
Abstract : This paper focused on a filter bank study used for ADC BIST. Filter selection to separate spectral components of an analog-to-digital converted signal are discussed. Regarding the BIST context, a method to realize the lowest cost filter bank is proposed. This task has been done taking into account the wordlenght of the input and clock frequencies and the filter coefficient values.
Document type :
Conference papers
Complete list of metadata
https://hal-ujm.archives-ouvertes.fr/ujm-00552169
Contributor : Lilian Bossuet Connect in order to contact the contributor
Submitted on : Wednesday, January 5, 2011 - 4:05:17 PM
Last modification on : Monday, January 13, 2020 - 5:46:03 PM

Identifiers

  • HAL Id : ujm-00552169, version 1

Collections

UNIV-ST-ETIENNE | CNRS | IMS-BORDEAUX | LAHC | IMS-BORDEAUX-FUSION | IOGS | PARISTECH | UDL

Citation

Nicolas Mechouk, Dominique Dallet, Lilian Bossuet, Bertrand Le Gal. A Low-Area Filter Bank Design Methodology for On-Chip ADC Testing. IEEE International Conference on Electronics, Circuits and Systems, ICECS 2010, Dec 2010, Athens, Greece. pp.724-727. ⟨ujm-00552169⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

180