A Low-Area Filter Bank Design Methodology for On-Chip ADC Testing - Archive ouverte HAL Access content directly
Conference Papers Year : 2010

A Low-Area Filter Bank Design Methodology for On-Chip ADC Testing

(1) , (1) , (2) , (1)
1
2

Abstract

This paper focused on a filter bank study used for ADC BIST. Filter selection to separate spectral components of an analog-to-digital converted signal are discussed. Regarding the BIST context, a method to realize the lowest cost filter bank is proposed. This task has been done taking into account the wordlenght of the input and clock frequencies and the filter coefficient values.
Not file

Dates and versions

ujm-00552169 , version 1 (05-01-2011)

Identifiers

  • HAL Id : ujm-00552169 , version 1

Cite

Nicolas Mechouk, Dominique Dallet, Lilian Bossuet, Bertrand Le Gal. A Low-Area Filter Bank Design Methodology for On-Chip ADC Testing. IEEE International Conference on Electronics, Circuits and Systems, ICECS 2010, Dec 2010, Athens, Greece. pp.724-727. ⟨ujm-00552169⟩
87 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More