Skip to Main content Skip to Navigation
Conference papers

Optimization of the PLL configuration in a PLL-based TRNG design

Abstract : —Several recent designs show that the phase locked-loops (PLLs) are well suited for building true random number generators (TRNG) in logic devices and especially in FPGAs, in which PLLs are physically isolated from the rest of the device. However, the setup of the PLL configuration for the PLL-based TRNG is a challenging task. Indeed, the designer has to take into account physical constraints of the hardwired block, when trying to achieve required performance (bit rate) and security (entropy rate per bit). In this paper, we introduce a method aimed at choosing PLL parameters (e.g. input frequency, multiplication and division factors of the PLL) that satisfy hardware constraints, while achieving the highest possible bit rate or entropy rate according to application requirements. The proposed method is fast enough to produce all possible configurations in a short time. Comparing to the previous method based on a genetic algorithm, which was able to find only a locally optimized solution and only for one PLL in tens of seconds, the new method finds exhaustive set of feasible configurations of one-or two-PLL TRNG in few seconds, while the found configurations can be ordered depending on their performance or sensitivity to jitter.
Complete list of metadata

Cited literature [10 references]  Display  Hide  Download
Contributor : Nathalie Bochard <>
Submitted on : Wednesday, July 18, 2018 - 10:41:32 AM
Last modification on : Thursday, November 19, 2020 - 9:42:04 AM
Long-term archiving on: : Friday, October 19, 2018 - 7:44:21 PM


Files produced by the author(s)




Elie Noumon Allini, Oto Petura, Viktor Fischer, Florent Bernard. Optimization of the PLL configuration in a PLL-based TRNG design. 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), Mar 2018, Dresden, France. ⟨10.23919/DATE.2018.8342209⟩. ⟨ujm-01784103v2⟩